NZP: Difference between revisions
From T729 Balanced Ternary Computer
Jump to navigationJump to search
(Created page with "Negitive, Zero, Positive logic uses negative voltage, ground, and positive voltage. This form of ternary logic is possible but it is not power efferent. A lot of transistors will need to swing the full -V to V range which will drag down clock speeds.") |
No edit summary |
||
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
Negitive, Zero, Positive logic uses negative voltage, ground, and positive voltage. | Negitive, Zero, Positive logic uses negative voltage, ground, and positive voltage. | ||
This form of ternary logic is possible but it is not power | This form of ternary logic is possible, but it is not power efficient. A lot of transistors will need to swing the full -V to V range which will drag down clock speeds and increase power usage. Logic zero will likely require voltage dividers which use resisters and create heat. | ||
Latest revision as of 23:29, 10 March 2025
Negitive, Zero, Positive logic uses negative voltage, ground, and positive voltage.
This form of ternary logic is possible, but it is not power efficient. A lot of transistors will need to swing the full -V to V range which will drag down clock speeds and increase power usage. Logic zero will likely require voltage dividers which use resisters and create heat.
