Binary-Coded Ternary: Difference between revisions

From T729 Balanced Ternary Computer
Jump to navigationJump to search
(Created page with "<div style="float: right; text-align: center;"> <table class="tt"> <tr> <td colspan="3">Dual Binary</td> </tr> <tr> <td class="tt_bb"><b>N</b></td> <td class="tt_bb"><b>P</b></td> <td class="tt_bb tt_bl"><b>T</b></td> </tr> <tr> <td>0</td> <td>0</td> <td class="tt_bl tt_g">0</td> </tr> <tr> <td>0</td> <td>1</td> <td class="tt_bl tt_b">+</td> </tr> <tr> <td>1</td> <td>0</td> <td class="tt_bl tt_r">-</td> </tr>...")
 
No edit summary
Line 1: Line 1:
<div style="float: right; text-align: center;">
<b>Dual Binary</b> is an implementation of ternary logic built on top of normal binary logic. Using two bits or wires per trit as the base. Sub-circuits made with binary logic gates can emulate the truth tables of ternary logic gates.
 
This implementation is useful with logic simulators and would most likely function on an FPGA or ASIC. However because each trit needs two wires a design would be extremely bloated interconnects and bus lines.
 
For a discrete component build or fully custom chip I would explore other options that do not waste so chip much space
 
<div style="text-align: center;">
<table class="tt">
<table class="tt">
<tr>
<tr>
Line 31: Line 37:
</table>
</table>
</div>
</div>
<b>Dual Binary</b> is an implementation of ternary logic built on top of normal binary logic. Using two bits or wires per trit as the base. Sub-circuits made with binary logic gates can emulate the truth tables of ternary logic gates.
This implementation is useful with logic simulators and would most likely function on an FPGA or ASIC. However because each trit needs two wires a design would be extremely bloated interconnects and bus lines.
For a discrete component build or fully custom chip I would explore other options that do not waste so chip much space

Revision as of 09:55, 16 June 2024

Dual Binary is an implementation of ternary logic built on top of normal binary logic. Using two bits or wires per trit as the base. Sub-circuits made with binary logic gates can emulate the truth tables of ternary logic gates.

This implementation is useful with logic simulators and would most likely function on an FPGA or ASIC. However because each trit needs two wires a design would be extremely bloated interconnects and bus lines.

For a discrete component build or fully custom chip I would explore other options that do not waste so chip much space

Dual Binary
N P T
0 0 0
0 1 +
1 0 -
1 1 ?