Main Page: Difference between revisions
From T729 Balanced Ternary Computer
Jump to navigationJump to search
No edit summary |
|||
| Line 8: | Line 8: | ||
== Logic Gates == | == Logic Gates == | ||
=== Ternary === | === Ternary === | ||
==== 2 Input ==== | |||
* [[SUM Ternary Gate|SUM]] | * [[SUM Ternary Gate|SUM]] | ||
* [[CON Ternary Gate|CON]] | * [[CON Ternary Gate|CON]] | ||
* [[ANY Ternary Gate|ANY]] | * [[ANY Ternary Gate|ANY]] | ||
* [[XOR Ternary Gate|XOR]] | * [[XOR Ternary Gate|XOR]] | ||
==== 1 Input ==== | |||
* [[NEG Ternary Gate|NEG]] | * [[NEG Ternary Gate|NEG]] | ||
* [[INC Ternary Gate|INC]] | * [[INC Ternary Gate|INC]] | ||
| Line 17: | Line 19: | ||
=== Binary === | === Binary === | ||
==== 2 Input ==== | |||
* [[AND Binary Gate|AND]] | * [[AND Binary Gate|AND]] | ||
* [[NAND Binary Gate|NAND]] | * [[NAND Binary Gate|NAND]] | ||
| Line 22: | Line 25: | ||
* [[NOR Binary Gate|NOR]] | * [[NOR Binary Gate|NOR]] | ||
* [[XOR Binary Gate|XOR]] | * [[XOR Binary Gate|XOR]] | ||
==== 1 Input ==== | |||
* [[NOT Binary Gate|NOT]] | * [[NOT Binary Gate|NOT]] | ||
</div> | </div> | ||
