Main Page: Difference between revisions
From T729 Balanced Ternary Computer
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 14: | Line 14: | ||
=== Ternary === | === Ternary === | ||
* 2 Input | * 2 Input | ||
** [[SUM Ternary Gate|SUM]] | ** [[SUM (Ternary Gate)|SUM]] | ||
** [[CON Ternary Gate|CON]] | ** [[CON (Ternary Gate)|CON]] | ||
** [[ANY Ternary Gate|ANY]] | ** [[ANY (Ternary Gate)|ANY]] | ||
** [[XOR Ternary Gate|XOR]] | ** [[XOR (Ternary Gate)|XOR]] | ||
** [[MAX Ternary Gate|MAX]] | ** [[MAX (Ternary Gate)|MAX]] | ||
** [[MIN Ternary Gate|MIN]] | ** [[MIN (Ternary Gate)|MIN]] | ||
* 1 Input | * 1 Input | ||
** [[NEG Ternary Gate|NEG]] | ** [[NEG Ternary Gate|NEG]] | ||
Revision as of 17:59, 29 May 2024
Hobby balanced ternary computer project. Work in progress.
Wiki
Logic Gates
Processor
Computer
Programming
Logic Simulation
Logic Implementation
Physical Implementation
Discord
This wiki is for documentation.
Current discussions and work is on Discord.
https://discord.gg/3an392s3vZ
