Main Page: Difference between revisions

From T729 Balanced Ternary Computer
Jump to navigationJump to search
No edit summary
No edit summary
Line 6: Line 6:
<div>
<div>
<div class="hcat">
<div class="hcat">
== Wiki ==
== Wiki ==
* [[T729:About|About]]
* [[T729:About|About]]
* [[Project Goals]]
* [[Project Goals]]
</div>
</div>


<div class="hcat">
<div class="hcat">
== Logic Gates ==
== Logic Gates ==
<div class="hcat">
<div class="hcat">
=== Ternary ===
=== Ternary ===
* 2 Input
* 2 Input
** [[SUM (Ternary Gate)|SUM]]
** [[SUM (Ternary Gate)|SUM]]
** [[CON (Ternary Gate)|CON]]
** [[CON (Ternary Gate)|CON]]
** [[ANY (Ternary Gate)|ANY]]
** [[ANY (Ternary Gate)|ANY]]
** [[XOR (Ternary Gate)|XOR]]
** [[XOR (Ternary Gate)|XOR]]
** [[COM (Ternary Gate)|COM]]
** [[COM (Ternary Gate)|COM]]
** [[MAX (Ternary Gate)|MAX]]
** [[MAX (Ternary Gate)|MAX]]
** [[MIN (Ternary Gate)|MIN]]
** [[MIN (Ternary Gate)|MIN]]
* 1 Input
* 1 Input
** [[NEG (Ternary Gate)|NEG]]
** [[NEG (Ternary Gate)|NEG]]
** [[INC (Ternary Gate)|INC]]
** [[INC (Ternary Gate)|INC]]
** [[DEC (Ternary Gate)|DEC]]
** [[DEC (Ternary Gate)|DEC]]
</div>
</div>
<div class="hcat">
<div class="hcat">
=== Binary ===
=== Binary ===
* 2 Input
* 2 Input
** [[AND (Binary Gate)|AND]]
** [[AND (Binary Gate)|AND]]
** [[OR (Binary Gate)|OR]]
** [[OR (Binary Gate)|OR]]
** [[XOR (Binary Gate)|XOR]]
** [[XOR (Binary Gate)|XOR]]
* 1 Input
* 1 Input
** [[NOT (Binary Gate)|NOT]]
** [[NOT (Binary Gate)|NOT]]
</div>
</div>
</div>
</div>


<div class="hcat">
<div class="hcat">
== Computer ==
== Computer ==
* [[Terminal]]
* [[Terminal]]
* [[Data Storage]]
* [[Data Storage]]
</div>
</div>


<div class="hcat">
<div class="hcat">
== Processor ==
== Processor ==
* [[Ternary Operations]]
* [[Ternary Operations]]
* [[ALU]]
* [[ALU]]
* [[Registers]]
* [[Registers]]
* [[Instruction Set Map]]
* [[Instruction Set Map]]
* [[Memory]]
* [[Memory]]
* [[IO]]
* [[IO]]
</div>
</div>




<div class="hcat">
<div class="hcat">
== Programming ==
== Programming ==
* [[Heptavintimal]]
* [[Heptavintimal]]
* [[Construct]]
* [[Construct]]
* [[T Language]]
* [[T Language]]
</div>
</div>


<div class="hcat">
<div class="hcat">
== Logic Simulation ==
== Logic Simulation ==
* [https://circuitverse.org/simulator/t729-balanced-ternary-cpu CircuitVerse.org]
* [https://circuitverse.org/simulator/t729-balanced-ternary-cpu CircuitVerse.org]
</div>
</div>


<div class="hcat">
<div class="hcat">
== Implementation ==
== Implementation ==
* [[Dual Binary]]
* [[Dual Binary]]
* [[Low Open High]]
* [[Low Open High]]
* [[Discrete Component]]
* [[Discrete Component]]
* [[FPGA]]
* [[FPGA]]
* [[ASIC]]
* [[ASIC]]
* [[Full Custom Chip]]
* [[Full Custom Chip]]
</div>
</div>


<div class="hcat">
<div class="hcat">
== Discord ==
== Discord ==
<div style="text-align: center;">
<div style="text-align: center;">
This wiki is for documentation.<br />
This wiki is for documentation.<br />

Revision as of 17:30, 18 June 2024


Hobby balanced ternary computer project. Work in progress.

Logic Gates

Ternary

Binary


Logic Simulation

Discord

This wiki is for documentation.
Current discussions and work is on Discord.
https://discord.gg/3an392s3vZ